Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

Best practice to create differential ouput pair

Altera_Forum
Honored Contributor II
1,180 Views

Hello, 

 

What's the best practice to create / define a differential output pair on Cyclone III dev board. This is for a LVDS clk output. Unfortunitely, I cannot use the dedicated clk output pins, since I'm driving the clk to a daughter card that expects the clk on certain pins. 

 

I have used the ALT_OUTBUF_DIFF in the past, but it has be suggested to me that this is unnecessary. Is there a way to do it in the assignment editor?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
472 Views

Answering my own question: Right click in the "All Pins" pane of the Pin Planner. Customize Columns. Enable "Differential Pair" column.

0 Kudos
Reply