Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Bits to be set for Reverse Loopback Mode in Arria 10

Altera_Forum
Honored Contributor II
‎08-30-2016 05:32 AM
1,236 Views

I want to enable Reverse Loopback Mode (pre - CDR) in Arria 10 Transceiver PHY. In the User guide of the same, it is seen that I should perform a read-modify-write to address 0x2E1 to set bit 0 to 1’b1 for "serial loopback mode". But in the excel sheet for register map, it is given that 0x2E1 enables the rx_seriallopbken feature in the transceiver. Setting 1’b1 enables reverse serial loopback. So, should I set 0x2E1 to 1'b1 for reverse serial loopback mode?? 

Again, in the Transceiver PHY user guide, it is said to set 0x13C[7], 0x11D[0], 0x132[5:4], 0x137[7], 0x142[4] for reverse serial loopback mode. But I don't see any explanation what changes these bit settings do.  

 

 

 

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.