- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello, I have to do a work for the university. And I am a bit lost.
That is exactly the bitstream of the FPGA? And as do I it generate? When I compile with Quartus II? RegardsLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The bitstream is the file that is loaded into the FPGA at power on - FPGAs are volotile so cannot store data when the power is off. They need some method to program them at power on.
You can generate the programming file during the assembler phase of compilation in Quartus.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page