Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21615 Discussions

Block schematic editor

Altera_Forum
Honored Contributor II
1,467 Views

Is there any functionality that will allow me to use net names (maybe not the right word) of signals on block pins for connections between blocks instead of running wires with the mouse which can get pretty messy and time consuming to wire.

0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
706 Views

IIRC, you can name a net stub so you don't have to draw it across the entire page

0 Kudos
Altera_Forum
Honored Contributor II
706 Views

and you've stumbled upon one of the many reasons to use HDL instead of schematics :)

0 Kudos
Altera_Forum
Honored Contributor II
706 Views

 

--- Quote Start ---  

and you've stumbled upon one of the many reasons to use HDL instead of schematics :) 

--- Quote End ---  

 

 

I knew someone would say that:) 

 

I cant seem to find where i can use a net name on a pin though
0 Kudos
Altera_Forum
Honored Contributor II
706 Views

You have to draw a net out from the block's pin and then right-click properties(or double-click) and name it. So you'll see a named wire extending from the pin.

0 Kudos
Altera_Forum
Honored Contributor II
706 Views

Great stuff, thankyou!

0 Kudos
Reply