Bonding Hard Memory Controller with Multi-Port Front End

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Bonding Hard Memory Controller with Multi-Port Front End

1,001 Views

Hi,

I want to bond two 16 Bit Hard Memory Controller (Arria V A1-Type) to get one 32 Bit Memory. Local I want to have a Multi-Port Front End (One 128 Bit Write, two 128 Bit Read). Is this possible?

in ArriaV handbook is written "You can bond one port of any data width (64, 128, or 256 bits) from two hard memory controllers to support wider data widths". This sounds as it is not possible to get a bonded Multi-Port DRAM.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.