Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21607 Discussions

Buffered Programming for NOR Parallel Flash and Ingrating with NIOS BSP

Altera_Forum
Honored Contributor II
1,060 Views

Hello everyone, 

I am working on a NIOS board integrated with NOR parallel flash. The Altera BSP has a CFI driver for the flash, however it has support for Word programming and the buffered programming method.  

The Buffered programming speeds up the flash writing process by 10X. I have the code written for buffered programming. All I need to know is how to make it work i,,e 

 

1) How do i integration this buffPgm_flash() function alone in to the HAL/Flash Driver and not lose the code after ever generate BSP command?  

Need steps to achieve this? Any impact/modifications to be done on sopc?  

 

2) Does altera Provides the a standard driver code with the Buffer programming support? 

 

3) Can this be implemented as an application code by pulling the CFI data structures from BSP? If not why? 

 

Regards 

Chandramohan
0 Kudos
0 Replies
Reply