Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Bypassing fitter negative differential check

Altera_Forum
Honored Contributor II
‎12-12-2015 11:05 PM
1,006 Views

When I compile my design, I get the error: 

 

Can't place differential I/O positive pin qdriid_mem_k_n at a differential I/O negative location K24(PAD_908) 

 

qdriid_mem_k_n is a negative differential pin, when connected. In my design it is not connected sometimes, but I would like to keep the top level file unmodified for the two versions.  

 

Is there a way to tell quartus to ignore this check?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.