Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

C2H optimization design example

Altera_Forum
Honored Contributor II
‎04-02-2007 09:23 PM
1,266 Views

Altera has a productivity tool called Nios II C-to-Hardware (C2H) Acceleration Compiler that automates the building and integration of hardware accelerators for Nios II processor-based systems. Like any compiler, the quality of results produced by C2H depend upon the source code input. As C2H generates custom acceleration hardware, small changes in coding style have a more significant effect for C2H compared with software processing. 

 

This document describes the process of accelerating C code with C2H and optimizing the results.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.