- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I'm doing a Cyclone III design (simulation only, no hardware yet) and am using one of the dedicated clock input pins as a general purpose input. It compiles OK & meets timing constraints so I'm assuming everything is OK. I tried assigning it as a fast input register but the fitter spit it back at me, this probably makes sense. Can I proceed with confidence that everything will work as expected?
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yes, clock input pins can be used as normal inputs (but not outputs!) with no issues.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- Why can't I really use the CLKIN pin as a output? --- Quote End --- Because the pin on the FPGA is a dedicated clock input pin which does not support output. Search for "dedicated clock input pin" in the Cyclone II handbook. If you just want to use the given pin(s) on the connector so you can drive your old board, find another pin/net you don't care about and solder a wire to the connector.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Just to add on, you can use Quartus II Fitter compilation to verify if a specific pin usage can be implemented on the device. Fitter will help to check against the placement rule and any violation. You should also do a functional simulation with your design to check on the behavior to your expectation.
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page