Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

CPLD I/O voltage for bidirectional pins

Altera_Forum
Honored Contributor II
‎02-07-2012 05:07 AM
1,252 Views

We are using Altera MAX V CPLD “5m160zt100c5n “in of our project.  

 

We are facing issues that when CPLD is not programming IO voltages on Bidirectional data lines are 3.3 V  

but when once CPLD is programmed we see amplitude of only 0.5V on those lines.  

 

Is there anything specific constraint to be taken care inside CPLD while driving bidirectional pins? We are making sure, 

when data lines are not driven by CPLD it is in floating state.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-07-2012 10:41 AM
475 Views

Do you check the voltage with a voltmeter or with an oscilloscope? If they are changing constantly, the measurement with a voltmeter could give you a bad value. 

What else is connected on those pins? 

Did you try a very simple design that just puts 1 on the output?
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.