Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Can Intel FPGA remove BRAM initialization from the bitstream

SNg00
Beginner
‎04-14-2020 03:28 PM
1,075 Views

To save Flash storage, can we generate a design bitstream without having BRAM initialization since the design not require ROM?

0 Kudos

Link Copied

1 Reply
JohnT_Intel
Employee
‎04-15-2020 02:46 AM
1,007 Views

Hi,

 

Are you referring to embedded memory? If yes, if you didn't include any memory initialization on your design then it will be default to 0. You may refer to chapter 3.4 of https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/ug-s10-memory.pdf.

The bitstream generated is always compress and this will be the smallest bitstream generated when memory initialization is not used.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.