Cannot obtain error free IBIS model to do DDR4 sim in Hyperlynx.

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Cannot obtain error free IBIS model to do DDR4 sim in Hyperlynx.

393 Views

Every time I generate an IBIS file from the 10AX027H3F34E2SG it seems to be missing some signals. For me to proceed it would be very helpful if I could download somewhere a pre-generated aria10 IBIS file with . With that file I could do the bring up of the Hyperlynx testbench. Next step would be to figure out what is going wrong with the IBIS model generation.

I have a similar issue when generating the IBIS file from the Terasic reference design (DDR4 project). https://www.terasic.com.tw/cgi-bin/page/archive.pl?anguage=English&CategoryNo=228&No=1108

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.