Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18462 Discussions

Changing h2f_user0_clk in Platform Designer (Quartus 18.0 Pro)

FVanE1
Beginner
179 Views

I have an Arria 10 with HPS on board. When changing the clock frequency of the h2f_user0_clk in Platform Designer from 100 MHz to 125 MHz, nothing happens. Measuring the clock shows me that it is still 100 MHz. I read in the documentation that this is a software managed clock.

 

  • Do I have to rebuild the bootloader when changing the frequency of a software managed clock?
  • What is the normal procedure and are the required steps to change a the frequency of the h2f_user0_clk?
  • How are Platform Designer changes synchronized with the bootloader?

 

 

 

Best regards,

 

Frank

 

 

0 Kudos
1 Reply
KhaiChein_Y_Intel
64 Views

Hi Frank,

 

When there is a change in the Platform designer, it should be recompiled and the bootloader should be regenerated as well. The HPS settings in the Platform designer are reflected in the handoff files and the handoff folder is the input to the bootloader generation process. You may refer to the flow in https://rocketboards.org/foswiki/Documentation/A10GSRDGeneratingUBootAndUBootDeviceTree

 

Thanks.

Reply