Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Clock Speed

Altera_Forum
Honored Contributor II
‎02-28-2009 05:57 PM
1,351 Views

Hi. I have designed one simple digital circuit. How to know the max freq of clock for my design? Thanks

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-01-2009 06:03 AM
308 Views

Quartus typically select the best fmax for your circuit, you usually do not specify it. You can find out the fmax from your compilation report.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.