Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21609 Discussions

Clock gating conversion

Altera_Forum
Honored Contributor II
1,114 Views

Does anyone know where I may get more information and details on "Reasons not Converted". eg. Found register X fed by the gated clock tree has in-use clock enable" 

 

How does on resolve this issue? 

 

Thanks
0 Kudos
0 Replies
Reply