Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

using JTAG and PS configuration

Altera_Forum
Honored Contributor II
‎07-08-2010 01:59 PM
1,067 Views

Hi ,  

 

I plan PCB with multiple FPGA's on it.  

I want to have the opportunity to configure my board by JTAG and passive serial configuration with download cable ( and not configuration device). 

 

Some of The configuration pins are common for both configurations ( CONF_DONE, nSTATUS ) , and there is a little contradiction. 

 

in PS - all those pins connected together through 1 10 KOhm resistor to VCC. 

in JTAG- they are connected the same but each device has its own pull up network. 

 

I think that if I'll connect it like JTAG it will be fine and will also work for Passive Serial configuration, but I want to be sure. 

 

Another question I want to ask is , I want to have some visual sign that my devices work properly and when they finish configuration and start working. 

I want to do it with some led diodes , how would you recommend me to do that? 

 

Thanks , Yaniv
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.