Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21325 Discussions

Configuration Problem

Altera_Forum
Honored Contributor II
‎12-29-2010 11:49 AM
889 Views

Please help me revole the problem. Thanks. 

 

I use EP3C120 and EPCS64 in my design. After I download the POF file to the FPGA and disconnect USB Blaster, the FPGA can't be configurated. But when I connect the USB Blaster to the board and do no operation in software, it can be configurated with EPCS64 correctly. 

 

I was so confused.
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎12-29-2010 03:46 PM
229 Views

You checked if the SOF file is time limited?

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-29-2010 06:10 PM
229 Views

And Check JTAG connections : pull-up...

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.