Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

Connected system ID hash not found on target at expected base address.

Altera_Forum
Honored Contributor II
5,759 Views

Hi, 

 

I do get the following error message when I want to download the elf file with the NIOS II Eclipse tooling: 

 

Unable to validate connection settings. Connected system ID hash not found on target at expected base address. 

 

I checked the "Ignore mismatched system ID" and "Ignore mismatched system timestamp" in the System ID checks, but that didn't help. 

Some additional info: 

 

I'm working with Quartus version 12.1sp1 for windows and Windows XP SP3 as operation system. My board design contains a EP4CE40F23C7N FPGA, External SRAM, Ethernet PHY, SPI controller and some other I/O to control valves, motors etc.  

 

I created my design with Qys using a NIOS II/f processor, SRAM controller (Tri-state controller), On chip ROM, TSE Phy, EPCS controller and some other pheripherals like timers and the system ID. I build up my Qsys design step by step, and the design works fine (I was able to download the *.elf file) and could ping my board. With a next step, I added a PIO (connected via a Avalon Clock crossing bridge) to the Qsys design and after that I was facing this System ID error. 

 

Does anybody know what is causing this error or who has the same issue? Is this maybe a compiler issue?  

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
3,808 Views

 

--- Quote Start ---  

I checked the "Ignore mismatched system ID" and "Ignore mismatched system timestamp" in the System ID checks, but that didn't help. 

--- Quote End ---  

First, you shouldn't do that. This error means that there is mismatch between what is in the FPGA and what Eclipse is expecting. This shouldn't be ignored. 

Try to redo those steps in that order: 

 

[list][*]regenerate the QSys system[*]save the QSys design[*]recompile the Quartus project[*]Regenerate the BSP in Eclipse (using the clean option first if necessary)[*]recompile your software project[*]configure the FPGA with the .sof file you just recompiled in Quartus (be careful, if you have some IP in evaluation mode, the generated file will be called project_time_limited.sof instead of just project.sof)[*]download the software from Eclipse[/list] 

 

and see if it works this time
0 Kudos
Altera_Forum
Honored Contributor II
3,808 Views

u say that errors appears when u add PIO. It seems that u don't regenerate BSP files. You have to do that. The hardware changes. In my little experience with nios and sopc builder I found if you don't check option "CPU ID" when u add NIOS processor, u can't connect with it when u're trying to download elf file.

0 Kudos
Reply