I try to understand what is Intel's recommendation as to how to connect between HPS and FPGA, when using SGDMA in FPGA.
I haven't find any documentation of this subject.
Any suggestion or link is appreciated,
Here is a document that you may find helpful,
The following documents shows the hardware implementation of the design in the FPGA and the required connections between the FPGA and the HPS: