Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

CoreSight ETR (Embedded Trace Router) readable from Linux

Altera_Forum
Honored Contributor II
‎01-18-2014 11:01 PM
1,352 Views

Hello, I have two questions regarding the ARM CPU (HPS) in the Cyclone V boards. 1.) Do only the Cyclone V S[x] products have the ARM CPU on board? (Table "The Family Comes in Six Targeted Variants" at http://www.altera.com/devices/fpga/cyclone-v-fpgas/cyv-index.jsp seems to suggest so) 2.) Is it possible to configure the CoreSight ETM (embedded trace macrocell) in ETR (embedded trace router) mode to store instruction/data traces to main system memory and retreive the recorded traces from linux? thank's for your answers/pointers --m

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.