Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

Current consumption

Altera_Forum
Honored Contributor II
1,128 Views

hello, 

I'm working about new project on the Stratix III EP3SE50F780. I can't find the worst case current consumption of each voltage source. I know about the PowerPlay early power estimator but I need the worst case for my LDO design.  

can anybody help me?:confused:  

thanks for any help!!
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
521 Views

The worst case is difficult to calculate. 

 

i.e. it will be when all FlipFlops and Outputs are toggling at the maximum frequency of your design. 

 

This is an unrealistic limit for all designs. 

 

So the maximum current for your LDO will depend entirely on your design and clock frequencies etc. 

 

I would use the PowerPlay tool and put in the maximum expected values for Toggle rate etc. 

 

Either that or put down the biggest regulator you can :)
0 Kudos
Altera_Forum
Honored Contributor II
521 Views

Power estimation for FPGAs is not trivial. You're really going to have to put some time into it if you want any reasonable calculation. The PowerPlay estimator is your best bet. You can also use the power estimation spreadsheet that Altera provides. 

 

Jake
0 Kudos
Reply