Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Custom IP core timeout

Altera_Forum
Honored Contributor II
959 Views

Hi,  

 

Perhaps someone out there can point me in the right direction to determine how you can add hardware timeout to your own  

custom IP core targeting Stratix-IV.  

 

Thanks, 

Jeff
0 Kudos
0 Replies
Reply