- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
we use cyclone V device, and update the FPGA with CvP.
but we are confused with the update mode when choose the configuration scheme, should we use the passive serial or active serial? please helpLink Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
From my brief reading of https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/ug/ug_cvp.pdf
You can use either. Active serial is used when you want the FPGA to drive the clock to the serial device directly. (The FPGA is directly connected to a serial flash device and the FPGA will just program itself, with no external device required. In Pasive Serial mode, someone outside the FPGA is driving the clock/data pins. So here a external CPU or CPLD is typically controlling the programming sequence. For PCIe CvP, from what I can tell, you must still first program at least a basic configuration image via one of the other configuration schemes then your device can be seen on the PCIe bus for the rest of the configuration process. So to answer your question. If you have a CPU on the same board that has the flash space available, passive serial is an ok method. Otherwise Active serial is the smallest solution. Pete- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- From my brief reading of https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/ug/ug_cvp.pdf You can use either. Active serial is used when you want the FPGA to drive the clock to the serial device directly. (The FPGA is directly connected to a serial flash device and the FPGA will just program itself, with no external device required. In Pasive Serial mode, someone outside the FPGA is driving the clock/data pins. So here a external CPU or CPLD is typically controlling the programming sequence. For PCIe CvP, from what I can tell, you must still first program at least a basic configuration image via one of the other configuration schemes then your device can be seen on the PCIe bus for the rest of the configuration process. So to answer your question. If you have a CPU on the same board that has the flash space available, passive serial is an ok method. Otherwise Active serial is the smallest solution. Pete --- Quote End --- Hi Pete, Thanks for your reply.

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page