- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I'm new to the CycloneIII device, and I'm working on a board that uses the CycloneIII. I have no particular Altera design that will live in the Cyclone, as it is a general purpose board, so the Cyclone design could be anything. Without a specific design, I have no way of estimating the chip's power demands, correct? Has anyone out there built a board like this? I am interested in what you implemented for your power distribution network, in particular, what regulator chips you used, and how you chose the decoupling capacitor values.
Thanks, AndyLink Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
thanks a lot:D
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
i am also new to altera. i am using CYCLONE III . i am stuck at qsys. my design is pretty simple. its like this
Nios II processor -encoder - avelon bus- decoder- memory. the encoder and decoder are VHDL codes that i am using . i am in need of hel[p about how to interface and connect the system using qsys.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page