Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18495 Discussions

Cyclone 10 LP Configuration Voltage Standard

jfletch
Beginner
230 Views

Can the configuration bank on a cyclone 10 LP bet set at 1.8V when using Passive Serial configuration?  Table 44 in the Core fabric handbook (c10lp-51003.pdf) suggests that the Configuration Voltage Standard is limited to 3.3V/3.0V/2.5V. A Host device would be driving the PS bus with 1.8V logic.

 
 
 

Tabl4_44.jpg

 

 

 

0 Kudos
2 Replies
YuanLi_S_Intel
Employee
214 Views

Apologize that it cannot be. Configuration bank (I/O banks 1, 6, 7, and which contain of configuration pins must be set at 2.5V / 3.0V / 3.3V.


The reason is that it will affect the device bootup and configuration.


Mike311
Beginner
168 Views

I've run into the same issue with using passive serial but trying to drive it with 1.8V from a host processor.  Looking through the documentation and device pinout spreadsheet it's not clear to me why bank 7 also needs to be configured for 3.3/3.0/2.5V.  Can you confirm that bank 7 requires 3.3/3.0/2.5V for PS configuration?

Reply