Cyclone 10 LP LVDS DDR - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Cyclone 10 LP LVDS DDR

373 Views

Is the cyclone 10 LP capable of interfacing to a 250MHz LVDS DDR signal?

Link Copied

1 Reply

279 Views

Hello davekrzy,

Since Altera does not validate or provide IP support for memory application, we are not able to confirm about this.

But based on the Cyclone 10 LP devkit, there is a third party IP for the HyperRAM memory that support up to 128MHz.

Regards,

Adzim

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.