Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21336 Discussions

agilex 7 - DPR size

zeev_gerber
Beginner
423 Views

Hi,

 

who to reduce DPR size in agilex 7.

 

configuration:

dual port memory

read/write in each port

different clocks per ports (clock A and clock B)

i work with dual buffer.

port A and B didn't work in the same time.

 

I have 48 units with size of 16384 X 32.

 

currently the size is huge and I couldn't compile the devise.

 

pls. advise

 

 

Regards

Zeev Gerber

 

Labels (1)
0 Kudos
2 Replies
AdzimZM_Intel
Employee
329 Views

Hi Zeev Gerber,


Can you provide the information about the error you're facing?


What is mean by reduce DPR size?


Which design that you're working one?


Regards,

Adzim


0 Kudos
AdzimZM_Intel
Employee
273 Views

Hi Zeev Gerber,


Any feedback on this thread?


Regards,

Adzim


0 Kudos
Reply