Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20680 Discussions

Cyclone 10 power down sequencing

mmorrocchi
Beginner
‎09-16-2021 08:39 AM
285 Views

Hi, I read in the user manual that Cyclone10 has specific requirements on the power-down sequence. To comply with these requirements we need to use more PCB area than that available in our board. Could you please specify which are the consequences of not respecting the power down requirements?

0 Kudos

Link Copied

2 Replies
AminT_Intel
Employee
‎09-23-2021 08:17 PM
264 Views

Hello,

 

We do not validate anything out of specs. Thus, customers will bare the risk of FPGAs if they decided to do something out of requirements from our documents.

Thank you.

0 Kudos
Copy link
AminT_Intel
Employee
‎09-28-2021 01:34 AM
253 Views
In response to AminT_Intel

 We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

In response to AminT_Intel
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.