Cyclone 10GX .ctl files for Mentor HyperLynx DDR Wizard Timing File - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Cyclone 10GX .ctl files for Mentor HyperLynx DDR Wizard Timing File

493 Views

Can we please have the *.ctl files for C10 GX with timing parameters, similar to the Mentor example that has the timing parameters loaded in the HyperLynx DDRx Wizard .v file for Arria 10.

Link Copied

1 Reply

465 Views

Hi AFD,

I'm sorry. We don't have that ctl file.

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.