Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Cyclone 3 LVPECL

Altera_Forum
Honored Contributor II
2,040 Views

Hi, 

 

Can the Cyclone 3 family trasmit LVPECL? 

 

Bob
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
980 Views

 

--- Quote Start ---  

Hi, 

 

Can the Cyclone 3 family trasmit LVPECL? 

 

Bob 

--- Quote End ---  

 

 

Check the Cyclone III handbook: LVPECL is only supported on dedicated clock inputs if VCCIO = 2.5V. So no LVPECL transmitters. 

 

-- Ton
0 Kudos
Altera_Forum
Honored Contributor II
980 Views

Thanks for the info

0 Kudos
Altera_Forum
Honored Contributor II
980 Views

The data sheet says that in order to use LVPECL, VCCIO must be +2.5V. Only the dedicated clock inputs can be used to receive LVPECL. I cannot find which dedicated clock pins go with a specific I/O bank.  

Very confused.
0 Kudos
Altera_Forum
Honored Contributor II
980 Views

 

--- Quote Start ---  

I cannot find which dedicated clock pins go with a specific I/O bank 

--- Quote End ---  

??? The information can be found in many places, e.g. Quartus Pin Planner tool, Quartus pinout file, Cyclone III device specific pin tables. 

 

Regarding your original question, it's true, that the Cyclone III hardware manual clearly states LVPECL only supported for dedicated clock inputs. I can't see a clear reason for this restriction however, you should have no problems to generate LVPECL compatible levels from a differential output with a resistor network, similar to LVDS_E_3R IO-standard, at least for a specified fanout.
0 Kudos
Reply