Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
告知
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 ディスカッション

Cyclone II PLL clock multiplier

Altera_Forum
名誉コントリビューター II
2,342件の閲覧回数

Hi,  

 

I'm looking for a way to take an unknown external clock in the range 1-5MHz and from it generate an internal clock that is exactly four times that external clock. I've been reading various Altera data sheets about PLLs and the altpll megafunction which makes me think this may be possible, but I can't quite make enough sense of it all. 

 

My target hardware is Cyclone II or perhaps Cyclone IV (cheap ebay low-end boards running at 50MHz). 

 

So first, is this possible? 

 

...if it is, can anyone provide simple guidance as to how I'd do this using Quartus Web Edition? 

 

Thanks for taking the time to read this far! 

-Bob 

 

P.S. This is my first post so apologies if I've posted in the wrong place/done anything else I shouldn't have - feel free to correct me if so.
0 件の賞賛
4 返答(返信)
Altera_Forum
名誉コントリビューター II
1,333件の閲覧回数

Hi,  

 

External clock in range 1-5MHz is to slow to work for Altera Cyclone II or IV PLL. As I remember Cyclone IV PLL input clock frequency is min 5MHz and Cyclone II - 10MHz.
Altera_Forum
名誉コントリビューター II
1,333件の閲覧回数

As pointed out, 1-5MHz is too slow for an Altera PLL. You'll need a dedicated clock multiplier chip, they are cheap and abundant from multiple sources.

Altera_Forum
名誉コントリビューター II
1,333件の閲覧回数

 

--- Quote Start ---  

Hi,  

 

External clock in range 1-5MHz is to slow to work for Altera Cyclone II or IV PLL. As I remember Cyclone IV PLL input clock frequency is min 5MHz and Cyclone II - 10MHz. 

--- Quote End ---  

 

 

Thanks - it's good to have a definitive answer, even though it's not the one I was hoping for :)
Altera_Forum
名誉コントリビューター II
1,333件の閲覧回数

 

--- Quote Start ---  

As pointed out, 1-5MHz is too slow for an Altera PLL. You'll need a dedicated clock multiplier chip, they are cheap and abundant from multiple sources. 

--- Quote End ---  

 

 

Thanks, I'll look into the dedicated chip solution.
返信