Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Cyclone II problem

Altera_Forum
Honored Contributor II
‎07-11-2007 02:11 PM
1,116 Views

Dear all, 

I am using an EP2C50F672 Cyclone II FPGA and I am facing problems booting it from the EP2C16.  

All connections with MSEL and related config pins of FPGA are as advised in datasheet. 

The problem is that the FPGA will not start reading from the EP2C16. Configuration and Verification of the EP2C16 works fine. 

However, No DCLK is generated from the FPGA at power up and CS won't go down apart from some spurious pulses in the beginning. 

Anyone seen something similar? 

 

Regards, Stefanos
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-12-2007 01:49 AM
443 Views

Please do NOT post the same question in more then one section. 

THis ia a Forum rule. 

 

Thanks. 

 

(See the note I added to the other posting.)
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.