Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Cyclone III EP3C10F256C6N input pin voltage range?

Altera_Forum
Honored Contributor II
‎03-05-2018 09:27 AM
1,204 Views

Hello,  

 

I have already design a Cyclone III EP3C10F256C6N test pcb board. 

 

VCCIO1 connect to 1.8V 

Some application will input logic high 3.3V to Bank VCCIO1 IO pin.  

Is possible broken the VCCIO1 IO pin? 

Can the VCCIO1 IO pin decode the 3.3V logic high and 0V low? 

 

Thanks for help  

 

 

 

0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎03-05-2018 01:11 PM
475 Views

Refer to the 'cyclone iii device datasheet (https://www.altera.com/en_us/pdfs/literature/hb/cyc3/cyc3_ciii52001.pdf)'. Look at tables 1-1 & 1-2. 

 

You should be fine. 

 

Cheers, 

Alex
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-06-2018 09:00 AM
475 Views

Alex 

Thank a lot for your help
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.