Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20693 Discussions

Cyclone III FPGA Is not working above 400Mbps

Altera_Forum
Honored Contributor II
‎01-10-2018 03:08 PM
1,001 Views

Hi All, 

 

I am using Cyclone III: EP3C40F780C6N FPGA. We are using this for capturing the Image from the sensor. 

As per the data sheet it should support up to 875 Mbps.  

I am able to get the valid Image data up to 300 Mbps. After that my image data is getting skipped or not getting valid data from the FPGA even if the sensor is throwing valid data.  

I have verified the eye opening in the FPGA receiver end and it is 110mV differential. 

 

All the timing Constraints for the PLL & input clocks were added 

Please help on this. 

 

Thanks in Advance.
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎01-11-2018 09:52 AM
250 Views

Please give complete information about the design. What does it mean "data is getting skipped"? 

 

Timing constraints might be insufficient to get proper LVDS receiver phase at highest bit rates. Phase adjustment might be necessary.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-11-2018 03:11 PM
250 Views

Which Image Sensor?

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.