Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21593 Discussions

Cyclone III - Remote Update - Clock Hold Time Violation

Altera_Forum
Honored Contributor II
‎09-06-2010 01:48 PM
1,056 Views

Hi, 

 

I am using the altremote_update in Cyclone III. While the basic functionality works fine, it looks like the reading of the param-registers, esp. the reconfiguration trigger conditions, is incorrect. In the timing analyzer I see a hold-time-violation inside the alteremote_update-block. It is about 1ns from ...|dffe22 to ...|wire_sd4_regout. Maybe this is the cause of the problem. 

 

Does anybody else see this, or is this specific to my design in any way? Does anybody know how to solve this? Or can it be safely ignored? 

 

Regards, 

 

Thomas
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-20-2018 06:20 AM
339 Views

Hi, 

 

Did you ever solve this problem? I'm getting similar timing warnings. 

 

Asaf
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.