Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21592 ディスカッション

Cyclone III - Remote Update - Clock Hold Time Violation

Altera_Forum
名誉コントリビューター II
1,051件の閲覧回数

Hi, 

 

I am using the altremote_update in Cyclone III. While the basic functionality works fine, it looks like the reading of the param-registers, esp. the reconfiguration trigger conditions, is incorrect. In the timing analyzer I see a hold-time-violation inside the alteremote_update-block. It is about 1ns from ...|dffe22 to ...|wire_sd4_regout. Maybe this is the cause of the problem. 

 

Does anybody else see this, or is this specific to my design in any way? Does anybody know how to solve this? Or can it be safely ignored? 

 

Regards, 

 

Thomas
0 件の賞賛
1 返信
Altera_Forum
名誉コントリビューター II
334件の閲覧回数

Hi, 

 

Did you ever solve this problem? I'm getting similar timing warnings. 

 

Asaf
返信