Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21615 토론

Cyclone V GX Starter kit: LVDS interface on HSMC connector

ProgAddicted
초급자
831 조회수

I'm implementing a LVDS interface on Cyclone V GX starter kit through HSMC connector using Quartus Prime Lite Edition. The only basic installed function available is ALTLVDS_TX. After creation of the needed variation (10 channels, 7 data serialization for a double LVDS display, refclk = 45 MHz) and its insertion in my BSF schematic, the 7 data are not serialized as expected. What could I have done wrong? A similar implementation on Cyclone III in the past has always worked.

Grazie!

레이블 (1)
  • I|O

0 포인트
4 응답
FvM
명예로운 기여자 II
797 조회수

Hi,
how did you check? Did you perform a simulation?

0 포인트
ProgAddicted
초급자
774 조회수

Checked setting a fixed values for D0 to D6 and displaying the corresponding output channel (+ and -) with my oscilloscope.

0 포인트
AqidAyman_Intel
718 조회수

Is it possible to perform a simulation first and see if the 7 data are serialized correctly or not?


0 포인트
AqidAyman_Intel
625 조회수

As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 포인트
응답