Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20814 Discussions

Cyclone V PLL Clock Switching

Altera_Forum
Honored Contributor II
1,112 Views

Can anyone clarify the behavior of the Cyclone V PLL clock switching logic. 

 

We have two potential clock sources (both 10Mhz) (one that may not be present) and would like to switch to the clock that may or may not be present. 

With a Cyclone III this worked perfectly, we jsut conencted into the pll clock switch and everything worked, with a bit of logic to ensure that the prefered clock was selected if present.  

 

Issue 156380 on altera knowledge base states that the Cyclone V pll clock switch needs both clocks. And test so far indicates this is the case. Found this out after build a new board. Even worse reading thru the manual finds: 

 

the clkbad[0] and clkbad[1] signals indicate the status of the two clock inputs. When they are asserted, the clock sense block detects that the corresponding clock input has stopped toggling. These two signals are not valid if the frequency difference between inclk0 and inclk1 is greater than 20%. 

 

and: 

 

Both inclk0 and inclk1 must be running when the clkswitch signal goes high to initiate the manual 

clock switchover event. Failing to meet this requirement causes the clock switchover to not function 

properly. 

 

As I do have other clocks available that are always present I trying to wrap some logic around the block to detect and trigger a change. But it looks like the status lines are potential useless and to switch manually you need both clocks present anyways. All in all the clock switching seems worthless. 

 

Has anyone had any luck getting clock switch to work reliably with Cycone V's when one clock isn't there? 

 

Regards 

Phil
0 Kudos
1 Reply
niosIIuser
Beginner
292 Views

Dear Phil,

When googling for this issue I found your quite old post. I assume that you found a solution for your design. Here is mine – in case someone else is looking to get a hint.

I implemented a separate clock detection VHDL module which outputs a clock fault signal in case the to be checked clocked does not clock correctly. This module is complete independent and works with a separate clock (in my case the one which comes directly from the external oscillator). By doing so is possible to check also clocks which do not clock anymore.

The clock fault from the module above feeds another logic which triggers extswitch in case clock fault is negative and the activclk is the other one.

Good luck,
Andy

 

0 Kudos
Reply