Cyclone V f2sdram bridge clock rate - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Cyclone V f2sdram bridge clock rate

725 Views

I could not find it in the datasheet - is it possible at all to drive f2sdram bridge in Cyclone V devices at a clock rate more than 100MHz?

Link Copied

1 Reply

492 Views

Hi,

It is possible, but at higher clock rates, a PLL is necessary to ensure that the SDRAM clock toggles only when signals are stable on the pins.

More info could be found here:

https://www.intel.cn/content/dam/altera-www/global/zh_CN/pdfs/literature/hb/nios2/n2cpu_nii51005.pdf#page=3

Regards.

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.