Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18489 Discussions

Cyclone10 GX: About core clock networks

Blues-sptn
Novice
187 Views

In the data sheet below (Cyclone10 GX overview), on page 5
Core clock networks section
"core clock networks are capable of up to 300 MHz fabric operation"
And stated.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-10/c10gx-51001.p...

The following data sheet (Cyclone10 GX Datasheet)
Checking Table 29 of the Core Performance Specifications
It appears to be able to operate up to 644 MHz.
Please visit https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-10/c10gx-51002.p...

"core clock networks are capable of up to 300 MHz fabric operation"
What does that mean?

Translated with www.DeepL.com/Translator (free version)

0 Kudos
1 Solution
EngWei_O_Intel
Employee
170 Views

Hi 智志 田中

The 644MHz is referring to maximum performance of Global clock, regional clock, and small periphery clock while the 300MHz is referring to the LVDS interface clocking. 

For details performance spec, we shall always refer to device datasheet.

 

thanks.

Eng Wei

 

View solution in original post

1 Reply
EngWei_O_Intel
Employee
171 Views

Hi 智志 田中

The 644MHz is referring to maximum performance of Global clock, regional clock, and small periphery clock while the 300MHz is referring to the LVDS interface clocking. 

For details performance spec, we shall always refer to device datasheet.

 

thanks.

Eng Wei

 

View solution in original post

Reply