Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
19510 Discussions

DDR IP avalon waitrequest signal is always high

LiMingchen
Beginner
224 Views

Snipaste_2021-10-15_11-07-50.png

Port0 works normally, and the waItrequest signal of Port1 is always high since power-on.Avalon of DDR3 has timing alarms.Does it have anything to do with this? Or is it for other reasons?

0 Kudos
2 Replies
AdzimZM_Intel
Employee
166 Views

Hello,


May I know which device that you're used in your design?

Which Quartus version and simulator tool that you're used?


What do you mean by the timing alarms? Is it a timing warning?

If yes, then it will be great to share the timing report.


Regards,

Adzim


AdzimZM_Intel
Employee
119 Views

Hello,


May I know any update on this topic?


Regards,

Adzim


Reply