Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

DDR IP avalon waitrequest signal is always high

LiMingchen
Beginner
‎10-14-2021 08:19 PM
938 Views

Snipaste_2021-10-15_11-07-50.png

Port0 works normally, and the waItrequest signal of Port1 is always high since power-on.Avalon of DDR3 has timing alarms.Does it have anything to do with this? Or is it for other reasons?

0 Kudos

Link Copied

2 Replies
AdzimZM_Intel
Employee
‎10-19-2021 11:31 PM
880 Views

Hello,


May I know which device that you're used in your design?

Which Quartus version and simulator tool that you're used?


What do you mean by the timing alarms? Is it a timing warning?

If yes, then it will be great to share the timing report.


Regards,

Adzim


0 Kudos
Copy link
AdzimZM_Intel
Employee
‎10-25-2021 01:35 AM
833 Views

Hello,


May I know any update on this topic?


Regards,

Adzim


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.