Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

DDR SDRAM connection to FPGA

Altera_Forum
Honored Contributor II
‎03-01-2011 03:21 PM
1,312 Views

Hi, 

 

I'm trying to design a board for EP3C16Q240C8N FPGA and MT46V16M16P DDR SDRAM. I have read some application notes which say that I have to connect SDRAM data lines to DQ/DQS blocks. My selected FPGA has 4 blocks of x8 DQ/DQS pins, but they are placed each on other side and bank of chip. So my question is - is it OK, to connect SDRAM data pins to two x8 DQ/DQS blocks which are placed on different sides? 

Thanks! 

 

 

Janis
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎03-01-2011 03:34 PM
599 Views

Yes, it is OK to do so. 

Beware that you only can connect the DM pins on the Top and Bottom bank.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-01-2011 04:20 PM
599 Views

Thanks josyb!

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.