DDR input Source synchronous center-aligned SDC

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

DDR input Source synchronous center-aligned SDC

1,223 Views

Hi guys!

https://www.alteraforum.com/forum/attachment.php?attachmentid=8147

How would you guys assign the SDC for DDR source-synchronous input for LCLK and Data?

Assume data is running on 500 Mhz DDR.

This is my opinion:

This is center aligned, opposite edge transfer, So#

create_clock -name virtual_clk -period 2 -waveform {0.5 1.5}

create_clock -name Lclk_P -period 2 [get_ports {Lclk_P}]#

Am I correct?

Many thanks!

53 KB

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.