Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20756 Discussions

DDR2 External Memory Interface

Altera_Forum
Honored Contributor II
‎04-25-2012 05:15 PM
910 Views

Hi, 

I want to test one DDR2 memory using the example with ALTMEMPHY megafunction on cyclone IV, it compiles without errors or critical warnings, but when I use the ALTMEMPHY External Memory Interface Debug Toolkit it stops at the stage "Read resynchronisation phase calibration", anyone knows how to solve this?, 

Thank you.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-20-2012 07:38 PM
199 Views

I've read from the uniphy doc that calibration failure at the read stage usually involves problem with address/command clock phase and address/command board skew and delay. what numbers did you use for those parameters?

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.