Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
19984 Discussions

DE0-Nano-SoC LVDS

DShat4
Novice
‎02-11-2019 06:18 PM
1,089 Views

Hi,

 

I want to know how to configure the GPIO pins in the DE0-Nano-SoC so I can have LVDS inputs.

0 Kudos

Link Copied

1 Reply
Ahmed_H_Intel1
Employee
‎02-12-2019 02:53 AM
362 Views
Hi, Can you please check the following forum thread: https://forums.intel.com/s/question/0D50P00003yyNgXSAU/lvds-and-de0nano Regards.
0 Kudos
Copy link
Reply

For more complete information about compiler optimizations, see our Optimization Notice.