Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.
21618 Discussions

DE0-Nano-SoC LVDS

DShat4
Novice
‎02-11-2019 06:18 PM
1,984 Views

Hi,

 

I want to know how to configure the GPIO pins in the DE0-Nano-SoC so I can have LVDS inputs.

0 Kudos

Link Copied

1 Reply
Ahmed_H_Intel1
Employee
‎02-12-2019 02:53 AM
1,257 Views
Hi, Can you please check the following forum thread: https://forums.intel.com/s/question/0D50P00003yyNgXSAU/lvds-and-de0nano Regards.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.