Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

DE1 Control Panel

Altera_Forum
Honored Contributor II
‎03-25-2010 10:45 AM
6,926 Views

Is there an option to download the DE1 control panel .exe files from the website?

0 Kudos

Link Copied

22 Replies
Altera_Forum
Honored Contributor II
‎12-19-2017 03:37 AM
724 Views

 

--- Quote Start ---  

That could have certainly been done, but that was not the way this board was designed. 

--- Quote End ---  

 

 

so means DE1 seven segment cathode type?
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-19-2017 05:03 AM
724 Views

 

--- Quote Start ---  

so means DE1 seven segment cathode type? 

--- Quote End ---  

 

 

Incorrect. The displays are common anode, which is connected to +3.3V. There is an inline 1K current limit resistor from the individual segment cathode to the FPGA pin. 

 

So you need to drive a pin LOW to light the corresponding segment. So '1' = off, '0' = on are the levels required on the FPGA segment driver pins.
Preview file
11 KB
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.