Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

DE1 Cyclone v SOC GPIO and Ethernet

Altera_Forum
Honored Contributor II
‎04-30-2014 11:47 PM
1,488 Views

Hi, I'm new to the world of FPGAs and I am looking for some advice/help. 

 

I require a project to read ADC values from the Terasic ADA_THDB GPIO version. 

 

The SOC needs to wait for an Ethernet packet telling the process start.  

The DAC generates a 200khz sinewave for 0.1ms, then samples the ADC at 75ksamples/s. It then needs to assemble 10000 samples of the data and send via Ethernet. 

 

Do I use Linux on the SOC, and write all the code in C? Is that even possible. 

Or am I better to use quartus to develop the system? 

 

Thanks, 

Brett
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-13-2014 02:53 AM
607 Views

Moving since this is not an SoC question.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.