CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
Looking at the schematics of the DE2 how do I know which pin is number 1 on the 2 I/O banks that are header pins? Is it the right left side and how does the order go? Thanks!
Perhaps you must open the de2 pin assignment file in a text editor and from (mapping between) the name of the port and the corresponding pin location and your schematic, try to find your answer...
