Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18985 Discussions

DEFAULT IO LEVEL during Configuration

Altera_Forum
Honored Contributor II
812 Views

Hi, 

 

Can we set some selected FPGA pins default value to some defined state(1,0 or high impedance) during configuration cycle? 

 

Regards, 

Sanju
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
87 Views

"During configuration" means before the configuration has been loaded and executed. Respectively the configuration file can't set the state of any IO pin in this phase. The state during configuration is determined by the FPGA hardware. If it has no features to set the IO state specifically, you get the fixed default behavior only.

Reply